Skip to content
Snippets Groups Projects
Commit 2b94d9fc authored by Bin Meng's avatar Bin Meng
Browse files

x86: tnc: Use DM PCI API in disable_igd()


Once we get udevice of IGD and SDVO, we can use its udevice to
access PCI configuration space with dm_pci_write_config32().

Signed-off-by: default avatarBin Meng <bmeng.cn@gmail.com>
Reviewed-by: default avatarSimon Glass <sjg@chromium.org>
Tested-by: default avatarSimon Glass <sjg@chromium.org>
parent 9e36c53d
No related branches found
No related tags found
No related merge requests found
...@@ -5,9 +5,10 @@ ...@@ -5,9 +5,10 @@
*/ */
#include <common.h> #include <common.h>
#include <dm.h>
#include <pci.h>
#include <asm/io.h> #include <asm/io.h>
#include <asm/irq.h> #include <asm/irq.h>
#include <asm/pci.h>
#include <asm/post.h> #include <asm/post.h>
#include <asm/arch/device.h> #include <asm/arch/device.h>
#include <asm/arch/tnc.h> #include <asm/arch/tnc.h>
...@@ -16,6 +17,21 @@ ...@@ -16,6 +17,21 @@
static int __maybe_unused disable_igd(void) static int __maybe_unused disable_igd(void)
{ {
struct udevice *igd, *sdvo;
int ret;
ret = dm_pci_bus_find_bdf(TNC_IGD, &igd);
if (ret)
return ret;
if (!igd)
return 0;
ret = dm_pci_bus_find_bdf(TNC_SDVO, &sdvo);
if (ret)
return ret;
if (!sdvo)
return 0;
/* /*
* According to Atom E6xx datasheet, setting VGA Disable (bit17) * According to Atom E6xx datasheet, setting VGA Disable (bit17)
* of Graphics Controller register (offset 0x50) prevents IGD * of Graphics Controller register (offset 0x50) prevents IGD
...@@ -34,8 +50,8 @@ static int __maybe_unused disable_igd(void) ...@@ -34,8 +50,8 @@ static int __maybe_unused disable_igd(void)
* two devices will be completely disabled (invisible in the PCI * two devices will be completely disabled (invisible in the PCI
* configuration space) unless a system reset is performed. * configuration space) unless a system reset is performed.
*/ */
x86_pci_write_config32(TNC_IGD, IGD_FD, FUNC_DISABLE); dm_pci_write_config32(igd, IGD_FD, FUNC_DISABLE);
x86_pci_write_config32(TNC_SDVO, IGD_FD, FUNC_DISABLE); dm_pci_write_config32(sdvo, IGD_FD, FUNC_DISABLE);
return 0; return 0;
} }
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment