riscv: rename CPU_RISCV_32/64 to match architecture names ARCH_RV32I/64I
RISC-V defines the base integer instruction sets as RV32I and RV64I. Rename CPU_RISCV_32 and CPU_RISCV_64 to ARCH_RV32I and ARCH_RV64I to match this convention. Signed-off-by:Lukas Auer <lukas.auer@aisec.fraunhofer.de> Reviewed-by:
Bin Meng <bmeng.cn@gmail.com> Reviewed-by:
Rick Chen <rick@andestech.com>
Showing
- arch/riscv/Kconfig 8 additions, 8 deletionsarch/riscv/Kconfig
- arch/riscv/lib/setjmp.S 1 addition, 1 deletionarch/riscv/lib/setjmp.S
- configs/ax25-ae350_defconfig 1 addition, 1 deletionconfigs/ax25-ae350_defconfig
- configs/qemu-riscv64_defconfig 1 addition, 1 deletionconfigs/qemu-riscv64_defconfig
- include/config_distro_bootcmd.h 4 additions, 4 deletionsinclude/config_distro_bootcmd.h
Loading
Please register or sign in to comment