Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
U
uboot-i9100
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
onny
uboot-i9100
Commits
c0e82d50
Commit
c0e82d50
authored
19 years ago
by
Wolfgang Denk
Browse files
Options
Downloads
Patches
Plain Diff
Set the AT91RM9200 clock to asynchronous mode
Patch by Anders Larsen, 03 May 2005
parent
3b9dfddf
No related branches found
Branches containing commit
No related tags found
Tags containing commit
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
CHANGELOG
+3
-0
3 additions, 0 deletions
CHANGELOG
cpu/arm920t/at91rm9200/lowlevel_init.S
+2
-2
2 additions, 2 deletions
cpu/arm920t/at91rm9200/lowlevel_init.S
with
5 additions
and
2 deletions
CHANGELOG
+
3
−
0
View file @
c0e82d50
...
@@ -2,6 +2,9 @@
...
@@ -2,6 +2,9 @@
Changes for U-Boot 1.1.4:
Changes for U-Boot 1.1.4:
======================================================================
======================================================================
* Set the AT91RM9200 clock to asynchronous mode
Patch by Anders Larsen, 03 May 2005
* Set the AT91RM9200 clock to synchronous mode
* Set the AT91RM9200 clock to synchronous mode
Patch by Anders Larsen, 29 Apr 2005
Patch by Anders Larsen, 29 Apr 2005
...
...
This diff is collapsed.
Click to expand it.
cpu/arm920t/at91rm9200/lowlevel_init.S
+
2
−
2
View file @
c0e82d50
...
@@ -123,9 +123,9 @@ LoopOsc:
...
@@ -123,9 +123,9 @@ LoopOsc:
cmp
r2
,
r0
cmp
r2
,
r0
bne
2
b
bne
2
b
/
*
switch
from
FastBus
to
S
ynchronous
clock
mode
*/
/
*
switch
from
FastBus
to
As
ynchronous
clock
mode
*/
mrc
p15
,
0
,
r0
,
c1
,
c0
,
0
mrc
p15
,
0
,
r0
,
c1
,
c0
,
0
orr
r0
,
r0
,
#
0x
4
0000000
@
set
bit
3
0
(
nF
)
notFastBus
orr
r0
,
r0
,
#
0x
C
0000000
@
set
bit
3
1
(
iA
)
and
30
(
nF
)
mcr
p15
,
0
,
r0
,
c1
,
c0
,
0
mcr
p15
,
0
,
r0
,
c1
,
c0
,
0
/
*
everything
is
fine
now
*/
/
*
everything
is
fine
now
*/
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment