Skip to content
Snippets Groups Projects
Commit c51fc5d5 authored by Kumar Gala's avatar Kumar Gala Committed by Andrew Fleming-AFLEMING
Browse files

85xx: Handle eLBC difference w/36-bit physical


The eLBC only handles 32-bit physical address in systems with 36-bit
physical.  The previos generation of LBC handled 34-bit physical
address in 36-bit systems.  Added a new CONFIG option to convey
the difference between the LBC and eLBC.

Also added defines for XAM bits used in LBC for the extended 34-bit
support.

Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent 72a9414a
No related branches found
No related tags found
No related merge requests found
...@@ -28,6 +28,8 @@ ...@@ -28,6 +28,8 @@
#define BR_BA 0xFFFF8000 #define BR_BA 0xFFFF8000
#define BR_BA_SHIFT 15 #define BR_BA_SHIFT 15
#define BR_XBA 0x00006000
#define BR_XBA_SHIFT 13
#define BR_PS 0x00001800 #define BR_PS 0x00001800
#define BR_PS_SHIFT 11 #define BR_PS_SHIFT 11
#define BR_PS_8 0x00000800 /* Port Size 8 bit */ #define BR_PS_8 0x00000800 /* Port Size 8 bit */
...@@ -70,7 +72,7 @@ ...@@ -70,7 +72,7 @@
#endif #endif
/* Convert an address into the right format for the BR registers */ /* Convert an address into the right format for the BR registers */
#ifdef CONFIG_PHYS_64BIT #if defined(CONFIG_PHYS_64BIT) && !defined(CONFIG_FSL_ELBC)
#define BR_PHYS_ADDR(x) ((unsigned long)((x & 0x0ffff8000ULL) | \ #define BR_PHYS_ADDR(x) ((unsigned long)((x & 0x0ffff8000ULL) | \
((x & 0x300000000ULL) >> 19))) ((x & 0x300000000ULL) >> 19)))
#else #else
...@@ -90,6 +92,8 @@ ...@@ -90,6 +92,8 @@
#define OR_GPCM_AM 0xFFFF8000 #define OR_GPCM_AM 0xFFFF8000
#define OR_GPCM_AM_SHIFT 15 #define OR_GPCM_AM_SHIFT 15
#define OR_GPCM_XAM 0x00006000
#define OR_GPCM_XAM_SHIFT 13
#define OR_GPCM_BCTLD 0x00001000 #define OR_GPCM_BCTLD 0x00001000
#define OR_GPCM_BCTLD_SHIFT 12 #define OR_GPCM_BCTLD_SHIFT 12
#define OR_GPCM_CSNT 0x00000800 #define OR_GPCM_CSNT 0x00000800
...@@ -132,6 +136,8 @@ ...@@ -132,6 +136,8 @@
#define OR_FCM_AM 0xFFFF8000 #define OR_FCM_AM 0xFFFF8000
#define OR_FCM_AM_SHIFT 15 #define OR_FCM_AM_SHIFT 15
#define OR_FCM_XAM 0x00006000
#define OR_FCM_XAM_SHIFT 13
#define OR_FCM_BCTLD 0x00001000 #define OR_FCM_BCTLD 0x00001000
#define OR_FCM_BCTLD_SHIFT 12 #define OR_FCM_BCTLD_SHIFT 12
#define OR_FCM_PGS 0x00000400 #define OR_FCM_PGS 0x00000400
......
...@@ -34,6 +34,7 @@ ...@@ -34,6 +34,7 @@
#define CONFIG_MPC8536 1 #define CONFIG_MPC8536 1
#define CONFIG_MPC8536DS 1 #define CONFIG_MPC8536DS 1
#define CONFIG_FSL_ELBC 1 /* Has Enhanced localbus controller */
#define CONFIG_PCI 1 /* Enable PCI/PCIE */ #define CONFIG_PCI 1 /* Enable PCI/PCIE */
#define CONFIG_PCI1 1 /* Enable PCI controller 1 */ #define CONFIG_PCI1 1 /* Enable PCI controller 1 */
#define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */ #define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */
......
...@@ -36,6 +36,7 @@ ...@@ -36,6 +36,7 @@
#define CONFIG_MP 1 /* support multiple processors */ #define CONFIG_MP 1 /* support multiple processors */
#define CONFIG_NUM_CPUS 2 /* Number of CPUs in the system */ #define CONFIG_NUM_CPUS 2 /* Number of CPUs in the system */
#define CONFIG_FSL_ELBC 1 /* Has Enhanced localbus controller */
#define CONFIG_PCI 1 /* Enable PCI/PCIE */ #define CONFIG_PCI 1 /* Enable PCI/PCIE */
#define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */ #define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */
#define CONFIG_PCIE2 1 /* PCIE controler 2 (slot 2) */ #define CONFIG_PCIE2 1 /* PCIE controler 2 (slot 2) */
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment