tegra: clock: Adjust PLL access to avoid a warning
A harmless but confusing warning is displayed when looking up the DisplayPort PLL. Correct this. Signed-off-by:Simon Glass <sjg@chromium.org> Signed-off-by:
Tom Warren <twarren@nvidia.com>
Loading
Please register or sign in to comment