- Mar 26, 2008
-
-
Jon Loeliger authored
Each file that can be built here now follows some CONFIG_ option so that they are appropriately built or not, as needed. And CONFIG_ defines were added to various board config files to make sure that happens. The other board/freescale/*/Makefiles no longer need to reach up and over into ../common to build their individually needed files any more. Boards that are CDS specific were renamed with cds_ prefix. Signed-off-by:
Jon Loeliger <jdl@freescale.com>
-
Kumar Gala authored
ft_fixup_cpu() got duplicated in some merge snafu. Remove the duplicate. Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
James Yang authored
Signed-off-by:
James Yang <James.Yang@freescale.com> Signed-off-by:
Jon Loeliger <jdl@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
James Yang authored
get_ddr_freq() and get_bus_freq() used get_sys_info() each time they were called. However, get_sys_info() recalculates extraneous information when called each time. Have get_ddr_freq() and get_bus_freq() return memoized values from global_data instead. Signed-off-by:
James Yang <James.Yang@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
James Yang authored
Show the DDR memory data rate in addition to the memory clock frequency. For DDR/DDR2 memories the memory data rate is 2x the memory clock. Signed-off-by:
James Yang <James.Yang@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
James Yang authored
Speed up get_tbclk() by referencing pre-computed bus clock frequency value from global data instead of sys_info_t. Fix rounding of result to nearest; previously it was rounding upwards. Signed-off-by:
James Yang <James.Yang@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Andy Fleming authored
FSL has taken to using SVR[16:23] as an SOC sub-version field. This is used to distinguish certain variants within an SOC family. To account for this, we add the SVR_SOC_VER() macro, and update the SVR_* constants to reflect the larger value. We also add SVR numbers for all of the current variants. Finally, to make things neater, rather than use an enormous switch statement to print out the CPU type, we create and array of SVR/name pairs (using a macro), and print out the CPU name that matches the SVR SOC version. Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Andy Fleming authored
Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Kumar Gala authored
Added the cpu command that provides a generic mechanism to get status, reset, and release secondary cores in multicore processors. Added support for using the ePAPR defined spin-table mechanism on 85xx. Signed-off-by:
Kumar Gala <galak@kernel.crashing.org> Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Kumar Gala authored
Added the cpu command that provides a generic mechanism to get status, reset, and release secondary cores in multicore processors. Added support for using the ePAPR defined spin-table mechanism on 85xx. Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Kumar Gala authored
When we go to 36-bit physical addresses we need to keep the concept of the physical CCSRBAR address seperate from the virtual one. For the majority of boards CFG_CCSBAR_PHYS == CFG_CCSRBAR Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Wolfgang Denk authored
Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
Joakim Tjernlund authored
The default settings for RTC DS1337 keeps the OSC output, 32,768 Hz, on. This add CFG_RTC_DS1337_NOOSC to turn it off. Signed-off-by:
Joakim Tjernlund <Joakim.Tjernlund@transmode.se>
-
Wolfgang Denk authored
Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
Wolfgang Denk authored
-
Wolfgang Denk authored
Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
git://www.denx.de/git/u-boot-testingBartlomiej Sieka authored
Conflicts: common/cmd_bootm.c cpu/mpc8xx/cpu.c Signed-off-by:
Bartlomiej Sieka <tur@semihalf.com>
-
Aras Vaichas authored
This patch changes the "usb storage" command to return success if it finds a USB storage device, otherwise it returns error. Signed-off-by:
Markus Klotzbuecher <mk@denx.de>
-
Anton Vorontsov authored
Linux understands "host" (default), "peripheral" and "otg" (broken). Though, U-Boot doesn't restrict dr_mode variable to these values (think of renames in future). Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com> Signed-off-by:
Kim Phillips <kim.phillips@freescale.com>
-
Anton Vorontsov authored
RTL8211B sets link state register after autonegotiation complete, so with bootdelay=0 RTL8211B will report lack of the link. To fix this, we should wait for aneg to complete, even if the link is currently down. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com> Signed-off-by:
Kim Phillips <kim.phillips@freescale.com>
-
Anton Vorontsov authored
device_type = "soc" is being deprecated, newer device trees will use "fsl,soc" and/or "fsl,immr" for the soc nodes. This patch also adds clock-frequency property for soc nodes (the same value as bus-frequency). Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Joe D'Abbraccio authored
With the original value of 1/2 clock cycle delay, the system ran relatively stable except when we run benchmarks that are intensive users of memory. When I run samba connected disk with a HDBENCH test, the system locks-up or reboots sporadically. Signed-off by: Joe D'Abbraccio <Joe.D'abbraccio@freescale.com>
-
Scott Wood authored
The device trees for these boards describe PCI I/O as starting from address zero from the device's perspective. Placing I/O elsewhere may cause problems with certain PCI boards, and may cause problems with Linux. Signed-off-by:
Scott Wood <scottwood@freescale.com>
-
Anton Vorontsov authored
At least on the "33MHz Pilot" board crystal is actually 33.3MHz. This patch fixes "system time drifting" problem. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
This is needed to update /choosen/linux,stdout-path properly. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
Plus modify environment to use it and remove bootfile env variable, it is internal and CONFIG_BOOTFILE is used for these purposes. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
Current DDR setup easily causes memory corruption, this patch fixes it. Also fix TIMING_CFG0_MRS_CYC definition. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
This patch adds qe pario pins configuration for AD7843 ADC/Touchscreen controller and FHCI (QE USB). Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
This is needed for BCM PHYs to work on this board. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
This patch adds basic support for Broadcom BCM5481 PHY. RXD-RXC delay quirk comes from MPC8360E-RDK BSP source, author is Peter Barada <peterb@logicpd.com>. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
PHY drivers will use it to setup software delay between RXD and RXC signals. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
This is primarily for the early console support. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
On the MPC8377ERDB: 2 SATA and 2 PCI-E. On the MPC8378ERDB: 2 PCI-E On the MPC8379ERDB: 4 SATA Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
This patch adds few routines to configure serdes on 837x targets. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
..plus get rid of some #ifdefs in the .c files. Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Anton Vorontsov authored
Signed-off-by:
Anton Vorontsov <avorontsov@ru.mvista.com>
-
Jerry Van Baren authored
Signed-off-by:
Gerald Van Baren <vanbaren@cideas.com> Signed-off-by:
Kim Phillips <kim.phillips@freescale.com>
-
Michael Barkowski authored
There's no on-board RTC on the MPC8323ERDB, but there is an EEPROM. Signed-off-by:
Michael Barkowski <michael.barkowski@freescale.com> Acked-by:
Kim Phillips <kim.phillips@freescale.com>
-