Skip to content
Snippets Groups Projects
Select Git revision
  • master default protected
  • next
  • WIP/19Aug2019
  • u-boot-2016.09.y
  • u-boot-2013.01.y
  • u-boot-2009.11.y
  • origin
  • v2020.04-rc3
  • v2020.04-rc2
  • v2020.04-rc1
  • v2020.01
  • v2020.01-rc5
  • v2020.01-rc4
  • v2020.01-rc3
  • v2020.01-rc2
  • v2020.01-rc1
  • v2019.10
  • v2019.10-rc4
  • v2019.10-rc3
  • v2019.10-rc2
  • v2019.10-rc1
  • v2019.07
  • v2019.07-rc4
  • v2019.07-rc3
  • v2019.07-rc2
  • v2019.07-rc1
  • v2019.04
27 results
Search by author
  • Any Author
  • onny onny onny
1 author
  1. Apr 12, 2008
  3. Apr 08, 2008
  5. Apr 01, 2008
  7. Mar 30, 2008
  9. Mar 28, 2008
  11. Mar 27, 2008
    • Stefan Roese's avatar
      ppc: Add CFG_MEM_TOP_HIDE option to hide memory area that doesn't get "touched" · 14f73ca6
      Stefan Roese authored 
      
If CFG_MEM_TOP_HIDE is defined in the board config header, this specified
memory area will get subtracted from the top (end) of ram and won't get
"touched" at all by U-Boot. By fixing up gd->ram_size the Linux kernel
should gets passed the now "corrected" memory size and won't touch it
either. This should work for arch/ppc and arch/powerpc. Only Linux board
ports in arch/powerpc with bootwrapper support, which recalculate the
memory size from the SDRAM controller setup, will have to get fixed
in Linux additionally.

This patch enables this config option on some PPC440EPx boards as a workaround
for the CHIP 11 errata. Here the description from the AMCC documentation:

CHIP_11: End of memory range area restricted access.
Category: 3

Overview:
The 440EPx DDR controller does not acknowledge any
transaction which is determined to be crossing over the
end-of-memory-range boundary, even if the starting address is
within valid memory space. Any such transaction from any PLB4
master will result in a PLB time-out on PLB4 bus.

Impact:
In case of such misaligned bursts, PLB4 masters will not
retrieve any data at all, just the available data up to the
end of memory, especially the 440 CPU. For example, if a CPU
instruction required an operand located in memory within the
last 7 words of memory, the DCU master would burst read 8
words to update the data cache and cross over the
end-of-memory-range boundary. Such a DCU read would not be
answered by the DDR controller, resulting in a PLB4 time-out
and ultimately in a Machine Check interrupt. The data would
be inaccessible to the CPU.

Workaround:
Forbid any application to access the last 256 bytes of DDR
memory. For example, make your operating system believe that
the last 256 bytes of DDR memory are absent. AMCC has a patch
that does this, available for Linux.

This patch sets CFG_MEM_TOP_HIDE for the following 440EPx boards:
lwmon5, korat, sequoia

The other remaining 440EPx board were intentionally not included
since it is not clear to me, if they use the end of ram for some
other purpose. This is unclear, since these boards have CONFIG_PRAM
defined and even comments like this:

PMC440.h:
/* esd expects pram at end of physical memory.
 * So no logbuffer at the moment.
 */

It is strongly recommended to not use the last 256 bytes on those
boards too. Patches from the board maintainers are welcome.

Signed-off-by: default avatarStefan Roese <sr@denx.de>
      14f73ca6
  13. Mar 26, 2008
  15. Mar 19, 2008
  17. Mar 16, 2008
  19. Mar 12, 2008
  21. Feb 14, 2008
    • Wolfgang Denk's avatar
      PPC: Use r2 instead of r29 as global data pointer · e7670f6c
      Wolfgang Denk authored 
      
R29 was an unlucky choice as with recent toolchains (gcc-4.2.x) gcc
will refuse to use load/store multiple insns; instead, it issues a
list of simple load/store instructions upon function entry and exit,
resulting in bigger code size, which in turn makes the build for a
few boards fail.

Use r2 instead.

Signed-off-by: default avatarWolfgang Denk <wd@denx.de>
      e7670f6c
  23. Feb 05, 2008
  25. Jan 18, 2008
  27. Jan 17, 2008
  29. Jan 11, 2008
  31. Jan 09, 2008
  33. Dec 17, 2007
  35. Nov 03, 2007
  37. Aug 28, 2007
  39. Aug 16, 2007
  41. Aug 14, 2007
  43. Aug 10, 2007
  45. Aug 06, 2007
  47. Jul 10, 2007
  49. Jul 03, 2007
  51. Jun 22, 2007
    • Heiko Schocher's avatar
      [PCS440EP] upgrade the PCS440EP board: · 566a494f
      Heiko Schocher authored 
                      - Show on the Status LEDs, some States of the board.
                - Get the MAC addresses from the EEProm
                - use PREBOOT
                - use the CF on the board.
                - check the U-Boot image in the Flash with a SHA1
                  checksum.
                - use dynamic TLB entries generation for the SDRAM

Signed-off-by: default avatarHeiko Schocher <hs@denx.de>
      566a494f
  53. Jun 18, 2007
    • TsiChung Liew's avatar
      Added M5329AFEE and M5329BFEE Platforms · 8e585f02
      TsiChung Liew authored 
      
Added board/freescale/m5329evb, cpu/mcf532x, drivers/net,
drivers/serial,  immap_5329.h, m5329.h, mcfrtc.h,
include/configs/M5329EVB.h, lib_m68k/interrupts.c, and
rtc/mcfrtc.c

Modified CREDITS, MAKEFILE, Makefile, README, common/cmd_bdinfo.c,
common/cmd_mii.c, include/asm-m68k/byteorder.h, include/asm-m68k/fec.h,
include/asm-m68k/io.h, include/asm-m68k/mcftimer.h,
include/asm-m68k/mcfuart.h, include/asm-m68k/ptrace.h,
include/asm-m68k/u-boot.h, lib_m68k/Makefile, lib_m68k/board.c,
lib_m68k/time.c, net/eth.c and rtc/Makefile

Signed-off-by: default avatarTsiChung Liew <Tsi-Chung.Liew@freescale.com>
      8e585f02
  55. Jun 06, 2007