- Jul 29, 2008
-
-
Remy Bohmer authored
If CONFIG_SKIP_RELOCATE_UBOOT is set the flag GD_FLG_RELOC is usually never set, because relocation to RAM is actually never done by U-boot itself. However, several pieces of code check if this flag is set at some time. So, to make sure this flag is set on boards skipping relocation, this is added to the initialisation of U-boot at a moment where it is safe to do so. Signed-off-by:
Remy Bohmer <linux@bohmer.net>
-
Timur Tabi authored
Prevent i2c_init() in fsl_i2c.c from writing to the data segment before relocation. Commit d8c82db4 added the ability for i2c_init() to program the I2C bus speed and save the value in i2c_bus_speed[], which is a global variable. It is an error to write to the data segment before relocation, which is what i2c_init() does when it stores the bus speed in i2c_bus_speed[]. Signed-off-by:
Timur Tabi <timur@freescale.com>
-
- Jul 20, 2008
-
-
Michal Simek authored
Signed-off-by:
Michal Simek <monstr@monstr.eu>
-
Gururaja Hebbar K R authored
Signed-off-by:
Gururaja Hebbar <gururajakr@sanyo.co.in>
-
Detlev Zundel authored
Signed-off-by:
Detlev Zundel <dzu@denx.de>
-
Detlev Zundel authored
Signed-off-by:
Detlev Zundel <dzu@denx.de>
-
Ricardo Ribalda authored
Signed-off-by:
Ricardo Ribalda Delgado <ricardo.ribalda@uam.es> Acked-by:
Grant Likely <grant.likely@secretlab.ca>
-
Stefan Roese authored
Some CPU POST tests did not disable the interrupts while running. This seems to be necessary to protect this self modifying code. Signed-off-by:
Stefan Roese <sr@denx.de>
-
Stefan Roese authored
This is needed for boards that define CFG_64BIT_STRTOUL but don't define CFG_64BIT_LBA. Signed-off-by:
Stefan Roese <sr@denx.de>
-
Niklaus Giger authored
The SPR IVPR register is only present (as far as I know) for processors with a PPC440 core. Signed-off-by:
Niklaus Giger <niklaus.giger@netstal.com> Acked-by:
Stefan Roese <sr@denx.de>
-
- Jul 18, 2008
-
-
Stefan Roese authored
This patch defines CFG_64BIT_VSPRINTF and CFG_64BIT_STRTOUL for all 440/460 platforms. This may be needed since those platforms support 36bit physical address space. Signed-off-by:
Stefan Roese <sr@denx.de>
-
Stefan Roese authored
This patch fixes a problem with incorrect MODTx (On Die Termination) setup for a configuration with multiple DIMM's and multiple ranks. Without this change Katmai was unable to boot Linux with DDR2 frequency >= 533MHz and mem>=3GB. With this patch Katmai successfully boots Linux with DDR2 frequency = 640MHz and mem=4GB. Signed-off-by:
Stefan Roese <sr@denx.de>
-
- Jul 17, 2008
-
-
Sebastian Siewior authored
This got broken by commits 93c56f21 [cfi_flash: support of long cmd in U-boot.] That command needs to be in little endian format on BE machines with CFG_WRITE_SWAPPED_DATA. Without this patch, the command 0xf0 gets saved on stack as 0x00 00 00 f0 and 0x00 gets written into the cmdbuf in case portwidth = chipwidth = 8bit. Cc: Alexey Korolev <akorolev@infradead.org> Cc: Vasiliy Leonenko <vasiliy.leonenko@mail.ru> Signed-off-by:
Sebastian Siewior <bigeasy@linutronix.de>
-
- Jul 15, 2008
-
-
Wolfgang Denk authored
Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
Hugo Villeneuve authored
Round the serial port clock divisor value returned by calc_divisor() Signed-off-by:
Hugo Villeneuve <hugo.villeneuve@lyrtech.com> Acked-by:
Gerald Van Baren <vanbaren@cideas.com>
-
Robin Getz authored
on the network with it's offered IP number; it should not reply until after it has received a DHCP ACK message. Also ensures that U-Boot does it's DHCPREQUEST as broadcast (per RFC 2131). Signed-off-by:
Robin Getz <rgetz@blackfin.uclinux.org> Acked-by:
Ben Warren <biggerbadderben@gmail.com> Signed-off-by:
Wolfgang Denk <wd@denx.de>
-
Sebastian Siewior authored
This got changed by commit 93c56f21 [cfi_flash: support of long cmd in U-boot.] Long is the wrong type because it will behave differently on 64bit machines in a way that is probably not expected. u32 should be enough. Cc: Alexey Korolev <akorolev@infradead.org> Cc: Vasiliy Leonenko <vasiliy.leonenko@mail.ru> Signed-off-by:
Sebastian Siewior <bigeasy@linutronix.de>
-
Jean-Christophe PLAGNIOL-VILLARD authored
Signed-off-by:
Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
-
git://git.denx.de/u-boot-shWolfgang Denk authored
-
Andre Schwarz authored
The MVBC_P is a MPC5200B based camera system with Intel Gigabit ethernet controller (using e1000) and custom Altera Cyclone-II FPGA on PCI. Signed-off-by:
Andre Schwarz <andre.schwarz@matrix-vision.de> Signed-off-by:
Grant Likely <grant.likely@secretlab.ca>
-
Timur Tabi authored
Update the sys_eeprom.c file to handle both NXID and CCID EEPROM formats. The NXID format replaces the older CCID format, but it's important to support both since most boards out there still use the CCID format. This change is in preparation for using one file to handle both formats. This will also unify EEPROM support for all Freescale 85xx and 86xx boards. Also update the 86xx board header files to use the standard CFG_I2C_EEPROM_ADDR instead of ID_EEPROM_ADDR. Signed-off-by:
Timur Tabi <timur@freescale.com>
-
Nobuhiro Iwamatsu authored
Add function of new PCI, pci_skip_dev and pci_print_dev. Signed-off-by:
Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by:
Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
-
Andy Fleming authored
The L2_INIT_RAM option was unused, and recent changes to the TLB code meant that the INIT_RAM TLBs weren't being cleared out. In order to reduce the amount of mapped space attached to nothing, we change things so the TLBs get cleared. Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Andy Fleming authored
The fake flash bank was generating errors for anyone who didn't have a PromJET hooked up to the board. As that constitutes the vast majority of users, we remove it. Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Kumar Gala authored
Add support for using a PCIe ATI Video card on PCIe2. Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Kumar Gala authored
Add new L1/L2 SPRs related to e500mc cache config and control. Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Kumar Gala authored
Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Kumar Gala authored
The L2 size detection code was a bit confusing and we kept having to add code to it to handle new processors. Change the sense of detection so we look for the older processors that aren't changing. Also added support for 1M cache size on 8572. Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
-
Paul Gortmaker authored
Make the default build for the sbc8560 board be powerpc capable with libfdt support. Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com>
-
Andy Fleming authored
This was proposed by Paul Gortmaker in response to Wolfgang's comments on similar #defines in sbc8560.h. Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Paul Gortmaker authored
Add in the default fdt settings and the typical EXTRA_ENV settings as borrowed from the mpc8560ads. Fix a couple of stale references to the mpc8560ads dating back to the original clone/fork. Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com> Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Paul Gortmaker authored
Add in for the sbc8560, the ft_board_setup() routine, based on what is in use for the Freescale MPC8560ADS board. Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com>
-
Paul Gortmaker authored
The existing config doesn't define CONFIG_HAS_ETH0, and so the fdt support doesn't update the zeros in the dtb local-mac with real data from the u-boot env. Since the existing config is tailored to just two interfaces, get rid of the ETH2 definitions at the same time. Also don't include any end user specific data into the environment by default -- things like MAC address, network parameters etc. need to come from the end user. Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com> Signed-off-by:
Andy Fleming <afleming@freescale.com>
-
Paul Gortmaker authored
The sbc8560 board ships with 512MB of memory installed, but the current cs0_bnds is hard coded for 256MB. Set the value based on CFG_SDRAM_SIZE. Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com>
-
Paul Gortmaker authored
The definitions for the TSEC have become out of date. There is no longer any such options like "CONFIG_MPC85xx_TSEC1" or similar. Update to match those of other boards, like the MPC8560ADS. Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com> Acked-by:
Ben Warren <biggerbadderben@gmail.com>
-
- Jul 14, 2008
-
-
Paul Gortmaker authored
Some boards that have external 16550 UARTs don't have a direct tie between bi_busfreq and the clock used for the UARTs. Boards that do have such a tie should set CFG_NS16550_CLK to be get_bus_freq(0) -- which most of them do already. Signed-off-by:
Paul Gortmaker <paul.gortmaker@windriver.com> Acked-by:
Kim Phillips <kim.phillips@freescale.com>
-