Skip to content
Snippets Groups Projects
user avatar
Lokesh Vutla authored
According to AM572x DM SPRS953A, QSPI bus speed can be 76.8MHz, hence
update QSPI input clock divider value (DPLL_PER_HS13) to provide 76.8MHz
clock, so that driver can use the same.

Signed-off-by: default avatarVignesh R <vigneshr@ti.com>
Reviewed-by: default avatarTom Rini <trini@konsulko.com>
Reviewed-by: default avatarMugunthan V N <mugunthanvnm@ti.com>
Reviewed-by: default avatarJagan Teki <jteki@openedev.com>
4d790788
History
Name Last commit Last update